Search Contract Opportunities

Integrated Complementary Metal Oxide Semiconductor Nuclear Event Detector for System on a Chip Applications

ID: N221-082 • Type: SBIR / STTR Topic • Match:  90%
Opportunity Assistant

Hello! Please let me know your questions about this opportunity. I will answer based on the available opportunity documents.

Please sign-in to link federal registration and award history to assistant. Sign in to upload a capability statement or catalogue for your company

Some suggestions:
Please summarize the work to be completed under this opportunity
Do the documents mention an incumbent contractor?
Does this contract have any security clearance requirements?
I'd like to anonymously submit a question to the procurement officer(s)
Loading

Description

OUSD (R&E) MODERNIZATION PRIORITY: Nuclear TECHNOLOGY AREA(S): Electronics The technology within this topic is restricted under the International Traffic in Arms Regulation (ITAR), 22 CFR Parts 120-130, which controls the export and import of defense-related material and services, including export of sensitive technical data, or the Export Administration Regulation (EAR), 15 CFR Parts 730-774, which controls dual use items. Offerors must disclose any proposed use of foreign nationals (FNs), their country(ies) of origin, the type of visa or work permit possessed, and the statement of work (SOW) tasks intended for accomplishment by the FN(s) in accordance with the Announcement. Offerors are advised foreign nationals proposed to perform on this topic may be restricted due to the technical data under US Export Control Laws. OBJECTIVE: Develop the techniques and circuitry needed to deploy a fully integrated Complementary Metal Oxide Semiconductor (CMOS) Nuclear Event Detector (NED). Additional objectives include the development of an all-digital interface to enable increased security and circumvention and recovery concepts of operations (CONOPS) flexibility. DESCRIPTION: Nuclear Event Detectors are used in strategic systems to detect when a preset rate of prompt dose is deposited on the detector. Traditionally Nuclear Event Detectors are Hybrid type devices that incorporate a P-Type Intrinsic N-Type (PIN) semiconductor diode, which acts as a photocurrent collection volume which is then mated with other electronic components that appropriately bias the diode and detect when a set level of photo current is exceeded. These hybrid designs can be expensive and unwieldy it would be highly desirable if a NED circuit could be fully incorporated into any CMOS Application Specific Integrated Circuit (ASIC). Additionally, an ASIC implementation would facilitate the inclusion of an all-digital threshold set point. This NED concept should be deployable into any CMOS Silicon on Oxide or bulk process. Since most commercial foundries do not allow modifications to the process flow, the expectation is that no modifications to the CMOS process recipe are allowed and adherence to process design rules must be followed. The challenge will be to fully integrate both the needed collection volume and related circuitry onto one CMOS die. PHASE I: Develop a concept design for a fully integrated CMOS NED. Design concepts can be demonstrated in a Defense Microelectronics Activity (DMEA) certified trusted CMOS foundry. Simulation results utilizing industry standard Integrated Circuit Simulation Tools are expected to show concept feasibility including fidelity of the detection set point as well as the ability of the detection circuit itself to operate correctly in a prompt dose environment. A discussion of the technology volume limitations should be included in the Phase I study. Industry benchmarks of commercially available Nuclear Event Detectors should be used. For example, the HSN-3000 Nuclear Event Detector design benchmarks include [Ref 1]: Dose Rate (operate-through): 1 x 1012 rad(Si)/sec Total Dose Performance: 1 x 106 rad(Si) Neutron Fluence: 5 x 1013 n/cm2 Approximate Detection Range: 2 x 105 - 2 x 107 rad(Si)/sec The Phase I Option, if exercised, will include the initial design specifications, selected foundry, and capabilities description to build a prototype solution in Phase II. PHASE II: The concept design and specifications from Phase I will be fully developed as a standalone Integrated Circuit (IC). Final circuit design viability will be demonstrated by simulations across process corners, the standard military temperature range, and modeled strategic radiation environments. The resulting design database will be used to fabricate a minimum of twenty-five (25) prototype die. All design schematics and layout files are part of the required deliverable. The prototypes should be delivered by the end of Phase II. These prototype parts will be tested and evaluated across environments by the SBIR sponsor [Ref 2]. PHASE III DUAL USE APPLICATIONS: The final version of the NED (in its standalone form) will be productized at the selected DMEA certified trusted foundry and made available to Strategic Programs. This final design should be suitable for either fabrication as a standalone NED or the design database could be leveraged by Strategic programs for the deployment into a larger SoC. Having the option to integrate the NED into program required ICs would reduce component costs as well as potentially provide additional detection coverage due to the increased number of locations in the weapon system the NED will reside. REFERENCES: Data Device Corporation (DDC), HSN-3000 Device Features Web Page: www.ddc-web.com/en/nucleareventdetectors-1/hsn-3000. Hash, G.L. and Schwank, J.R. et al: Radiation characterization of a Monolithic nuclear event detector. Workshop record 1992, IEEE Radiation Effects Data Workshop, https://ieeexplore.ieee.org/document/247320. KEYWORDS: NED; Nuclear Event Detector; collection volume; prompt dose; foundry; radiation environment

Overview

Response Deadline
Feb. 10, 2022 Past Due
Posted
Dec. 1, 2021
Open
Jan. 12, 2022
Set Aside
Small Business (SBA)
Place of Performance
Not Provided
Source
Alt Source

Program
SBIR Phase I / II
Structure
Contract
Phase Detail
Phase I: Establish the technical merit, feasibility, and commercial potential of the proposed R/R&D efforts and determine the quality of performance of the small business awardee organization.
Phase II: Continue the R/R&D efforts initiated in Phase I. Funding is based on the results achieved in Phase I and the scientific and technical merit and commercial potential of the project proposed in Phase II. Typically, only Phase I awardees are eligible for a Phase II award
Duration
6 Months - 1 Year
Size Limit
500 Employees
On 12/1/21 Department of the Navy issued SBIR / STTR Topic N221-082 for Integrated Complementary Metal Oxide Semiconductor Nuclear Event Detector for System on a Chip Applications due 2/10/22.

Documents

Posted documents for SBIR / STTR Topic N221-082

Question & Answer

The AI Q&A Assistant has moved to the bottom right of the page

Contract Awards

Prime contracts awarded through SBIR / STTR Topic N221-082

Incumbent or Similar Awards

Potential Bidders and Partners

Awardees that have won contracts similar to SBIR / STTR Topic N221-082

Similar Active Opportunities

Open contract opportunities similar to SBIR / STTR Topic N221-082